Abstract-For a mesa-isolated small geometry SOI MOSFET, the potentials in the silicon film, front, back, and side-wall oxide layers can be derived threedimensionally. Using Taylor's series expansions of the trigonometric functions, the derived potentials are written in terms of the natural length that can be determined by using the derived formula. From the derived 3-D potentials, the minimum values of the front and the back surface potentials are derived and used to obtain the closed-form expressions for the front and back gate threshold voltages as functions of various device parameters and applied bias voltages. Obtained results can be found to explain the draininduced threshold voltage roll-off and the narrow width effect of a fully depleted small geometry SOI MOSFET in a unified manner.
I. INTRODUCTION
Since silicon-on-insulator (SOI) MOSFETs are inherently possessed of several superior electrical characteristics over bulk-type MOSFETs, such as better isolation between source (drain) and substrate, punch through suppression, enhanced current driving capability, and suppressed short channel effects [1] [2] [3] [4] [5] [6] , they are nowadays facilitating the integration level of VLSI up to ULSI. In order to achieve extremely high integration in ULSI, the geometry of a SOI MOSFET is very small by reducing the channel (gate) width as well as the channel length. Then for a mesa-isolated small geometry fully depleted (FD) SOI MOSFET, the potential in the silicon film (body) becomes strongly coupled with the potentials in the front, back, and side-wall oxide layers. Thus, in order to have accurate and rigorous modeling the characteristics of a mesa-isolated small geometry SOI MOSFET, three-dimensional analysis should be required. Especially, the narrow width effect and the short channel effect will offer combined influence on the threshold voltage. The threshold voltage is very crucial parameter since it can estimate several features of a MOSFET such as channel conductance, drain saturation voltage/current, turn-on/off speed, etc. Recently, by extending the twodimensional (2-D) analytical models [7] [8] [9] [10] [11] [12] [13] up to threedimensional (3-D) analysis, 3-D models [14] [15] [16] [17] for the threshold voltage have been suggested. However, employed 2-D analytical models were somewhat oversimplified in the sense that the potentials in both front and back oxide layers were derived by using the gradual channel approximation (GCA), the potential in the silicon body was derived by decomposing it into a 1-D Poisson's equation and a 2-D Laplace's equation. In solving the 2-D Laplace's equation, rather complicated infinite series expansions have been required to satisfy the suggested equi-potential boundary conditions at both planes of source-body and drain-body n p + − junctions.
Hence, the front and back surface potentials have been expressed as certain infinite series expansions, which have been approximated by taking only one term in the derivation of the minimum front and back surface potentials. These approximations seem to be somewhat oversimplified and inconsistent with the suggested equipotential boundary conditions. In the 3-D models [14, 17] , complicated double summations of infinite series expansions have been used for deriving the 3-D potential in the silicon body. However, since the approximation of the double summations of infinite series by taking only one term seems to be rather oversimplified and the analytical logic of the above 3-D models will be collapsed in case that one of oxide layers is fairly thick, the derived expressions for the front and back gate threshold voltages seem to be more or less ambiguous.
In this paper, starting from the potential expressions obtained by using the GCA and updating them iteratively by taking into account theiry andz variations, we can derive the potentials in the silicon body, front, back, and side-wall oxide layers three-dimensionally. From the derived 3-D potentials, the minimum values of the front and back surface potentials can be derived and used to obtain the closed-form expressions for the front and back gate threshold voltages as functions of various device parameters and applied bias voltages. This paper is organized as follows. In Section II, the basic model formulation is described. In Section III, some computation results and discussion are contained. A summary and a conclusion are in Section IV.
II. MODEL FORMULATION
Schematic cross section views of a mesa-isolated fully depleted SOI MOSFET are shown in Figs. 1(a) and 1(b). Here, x is the channel-depth directed coordinate from the front oxide/silicon interface toward the silicon body; y is the longitudinal coordinate from the source side end toward the drain; z is the transversal coordinate from the middle of the silicon film toward one side end; L and w are the channel length and width, respectively; si t is the silicon film thickness; , are front gate, back gate, and drain voltages, respectively. In order to establish an accurate and rigorous model for the front and back threshold voltages of a mesa-isolated small geometry SOI MOSFET, let us assume that the device structure is symmetric about the axis of 0, z = the space charge densities in the oxide layers are negligible, and the silicon body is uniformly p-doped and fairly thin so that the silicon body is fully depleted in the sub-threshold regime. Then we can consider the following 3-D Laplace/Poisson's equation: , , ) , x t x y z V y z V t x t t x t y z t x t t x t t x t y z t x t x y z x t x y z t t x t x t x y z t x t x t x y z t
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Using Eqs. (5), (6), and (7), we can rewrite Eqs. (4a) and (4b) as: 
where / , 
.
Then we can rewrite Eqs. (8) and (9) in the forms:
where we have replaced (12) and (13) 
In case that of 
which was used in [14, 17] . Since most of mathematics used in [14, 17] are strictly based on Eq. (19), the models [14, 17] will be very restricted 3-D models. Furthermore, in [14, 17] , ( , ) , si x y z ψ has been expressed as a variable dependent on x in the sinusoidal fashion and on z in the hyperbolic fashion. This expression would not be adequate when considering the fact that x and z are exchangeable, especially in the case of . . (10) and (11), respectively, in the forms:
1 .
Then we can rewrite Eqs. (5), (6), and (7) in the forms: 
On the other hand, we may suggest ( , ) , ow x y z ψ of the form: 
where / . 
Using Eqs. (22) and (23) and performing the similar algebraic procedure given in [18, 19] 
In the sub-threshold regime, ohmic drops due to the parasitic source and drain resistances can be negligible. Thus, we may write (0) (0) 
which approaches zero as L is much larger than .
λ Plugging Eqs. (14) and (15) 
From Eq. (37), we have r t ≈ Then we can find that the derived λ for a rectangular shaped surrounding gate MOSFET becomes very similar to the result given in [20] where λ for a cylindrical surrounding gate MOSFET has been derived. Thus, we may check the validity of Eqs. (20), (21), and (24).
III. SAMPLE COMPUTATION AND DISCUSSION
According to the expressions derived in Sec. II, , [9] , the values of device parameters have been chosen to be the same values used in the models under comparison. Since the presented model implies that 3-D model for a mesa-isolated SOI MOSFET becomes to be very similar to 2-D model in case that w is not very narrow, we have compared our simulation results with the results given in the 2-D model of [9] . Simulation results given in 3-D models of [14, 17] are not compared with the presented model since the results in [14, 17] seem to be very complicated and rather ambiguous. Solving Eqs. (16) 
channel width (front gate width) is decreased. In Fig. 2 Fig. 3 . Also in Fig. 3 Fig. 6 and 7 , respectively. The simulation results from the presented model show a fairly good agreement with the results from [9] , even though very small discrepancy about 0.02
is also found. Since this discrepancy is almost constant within the wide range of channel length, this would have resulted from the flat-band voltage shift. In the presented model, the potentials can be derived three-dimensionally as functions of infinite order of x and , z while in the previously suggested 2-D model [18] the potentials were derived as functions of fifth-order of .
x Considering that the drain-induced threshold voltage roll-off can be described accurately from a rigorous derivation of the front and back surface potentials, it can be expected that the presented model seems to derive the drain-induced threshold voltage roll-off fairly accurately.
IV. CONCLUSIONS
As shown in Section II, starting from the potential expressions obtained by using the GCA and updating them iteratively by taking into account theiry and -z variations, we can derive three-dimensionally the potentials in the silicon film (body), front, back, and side-wall oxide layers of a mesa-isolated fully depleted SOI MOSFET. From the derived three dimensional (3-D) potential expressions, we can derive the minimum values of the front and back surface potentials as closed-form expressions. These closed-form expressions seem to be much more convenient than the series expressions. Finally, using the reasonable physics-based threshold criterion, the front and back gate threshold voltages can be derived as the closed-form expressions in terms of various device parameters and applied bias voltages. It is worth noting that the presented model uses fewer assumptions and approximations in the analytical model procedure. Obtained results can be found to explain the drain-induced threshold voltage roll-off and the narrow width effect in a unified manner. Consequently, the threshold voltage expressions derived in the presented model can be used for estimating the front and back gate threshold voltages of a short channel fully depleted SOI MOSFET within a range of satisfactory accuracy.
